Bridge device

ABSTRACT

A clock generator is provided. The clock generator includes a crystal oscillator, an inverter coupled to the crystal oscillator in parallel, a first circuit and a second circuit. The crystal oscillator has a first terminal and a second terminal. The inverter generates a first signal and a second signal at the first and second terminals of the crystal oscillator, respectively. The first circuit coupled to the first terminal of the crystal oscillator generates a first clock signal with a constant frequency according to the first signal. The second circuit coupled to the second terminal of the crystal oscillator generates a second clock signal with a variable frequency according to the second signal.

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a Continuation of pending U.S. patent application Ser. No. 12/776,523, filed May 10, 2010, now U.S. Pat. No. 8,499,186, which claims priority of Taiwan Patent Application No. 098141476, filed on Dec. 4, 2009, the entirety of which are incorporated by reference herein.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a clock generator, and more particularly to a clock generator of a Universal Serial Bus (USB) module.

2. Description of the Related Art

A Universal Serial Bus (USB) is a serial bus standard for external apparatus connection, providing hot plug, plug and play and other related functions.

Currently, the USB 2.0 standard provides three transfer rates: low-speed, full-speed, and high-speed transfer rates, which support: 1.5 Mbps; 12 Mbps; and 480 Mbps data rates, respectively. However, even faster transfer rates are being demanded for electronic apparatuses, due to continued advanced technological development, so that the electronic apparatuses may quickly access data from external apparatuses and subsequently perform related operations.

Therefore, a next generation USB industry-standard, the USB 3.0 standard, was established by the USB Implementers Forum. The USB 3.0 standard allows employment of SuperSpeed data transfer and non-SuperSpeed (i.e. USB 2.0) data transfer simultaneously, wherein SuperSpeed data transfer supports up to a 5 Gbps data rate.

BRIEF SUMMARY OF THE INVENTION

A bridge device providing data transfer between a PCIE standard and a USB standard is provided. An embodiment of a bridge device includes a clock generator, a PCIE module and a USB module. The clock generator includes a crystal oscillator, an inverter coupled to the crystal oscillator in parallel, a first circuit, and a second circuit. The crystal oscillator has a first terminal and a second terminal. The inverter generates a first signal and a second signal at the first and second terminals of the crystal oscillator, respectively. The first circuit coupled to the first terminal of the crystal oscillator generates a first clock signal with a constant frequency according to the first signal. The second circuit coupled to the second terminal of the crystal oscillator generates a second clock signal with a variable frequency according to the second signal. The PCIE module is coupled to the clock generator. The USB module is coupled to the PCIE module, and performs data transfer complying with the USB standard according to the first clock signal and the second clock signal.

A detailed description is given in the following embodiments with reference to the accompanying drawings.

BRIEF DESCRIPTION OF DRAWINGS

The invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:

FIG. 1 shows a bridge chip according to an embodiment of the invention; and

FIG. 2 shows a USB module according to an embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.

For a host or a device that supports the USB 3.0 standard, spread spectrum technology is used to spread the frequency of SuperSpeed signals up to a 5 Gbps data rate. Spreading the energy of a specific frequency causes SuperSpeed signals to have a low energy distribution or a low frequency range, thereby decreasing Electromagnetic Interference (EMI) for a USB 3.0 host or a USB 3.0 device.

In a synchronous digital system, a clock signal is used to drive the system, and the clock signal is often one of the major EMI sources. Because of its periodic nature, the clock signal has an unavoidably narrow frequency spectrum. In fact, a perfect clock signal may have its energy concentrated within a single frequency and harmonics thereof and therefore radiate energy with an infinite spectral density. Practical synchronous digital systems radiate electromagnetic energy on a number of narrow bands spread across the clock frequency and its harmonics, resulting in a frequency spectrum that, at certain frequencies, can exceed the regulatory limits for electromagnetic interference (e.g. such as those of the Federal Communications Commission (FCC) in the United States, JEITA in Japan and IEC in Europe).

Spread spectrum clock generator (SSCG) is used in synchronous digital systems, especially those containing microprocessors, to reduce the spectral density of the EMI generated by these systems. SSCG, which is a special situation of wide-band frequency modulation (FM), can efficiently lower fundamental and higher-order harmonics of a clock signal, e.g. reduce the peak radiated energy of the clock signal, to effectively decrease EMI emission. Thus, SSCG reshapes electromagnetic emissions of a system to comply with Electromagnetic Compatibility (EMC) regulations.

FIG. 1 shows a bridge chip 130 according to an embodiment of the invention, wherein the bridge chip 130 includes a Peripheral Component Interconnect Express (PCIe) module 120 and a USB module 110. In FIG. 1, the bridge chip 130 is implemented in a main board 100, which may provide data transfer between a PCIe standard and a USB standard. In the main board 100, a clock generator 140 provides a clock signal PECLK+ and a clock signal PECLK− to the bridge chip 130 for the PCIe module 120, wherein the clock signals PECLK+ and PECLK− provided by the clock generator 140 are used as reference clocks of the PCIe module 120. In general, frequencies of the clock signals PECLK+ and PECLK− are 100M Hz. Furthermore, for a PCIe standard, spread spectrum clocks are optional. Therefore, the clock signals PECLK+ and PECLK− are the spread spectrum clocks when a spread spectrum clock generator 150 is implemented in the main board 100, and the reference clocks of the PCIe module 120 may also be the spread spectrum clocks. Note that the reference clocks of the PCIe module 120 include no spread spectrum constituents when the spread spectrum clock generator 150 is not implemented in the main board 100. Because the main board 100 may not provide spread spectrum clock signals to the bridge chip 130, the USB module 110 of the bridge chip 130 must have a spread spectrum clock generator, so as to provide a reference clock with spread spectrum constituents to receive and transmit SuperSpeed signals.

FIG. 2 shows a USB module 200 according to an embodiment of the invention. The USB module 200 includes a clock generator 20, a USB 3.0 controller 250, a USB 2.0 controller 260 and a connector 270. The clock generator 20 includes a crystal oscillator 210, an inverter 220, a phase locked loop (PLL) circuit 230 and a spread spectrum clock generator (SSCG) 240. In the clock generator 20, the crystal oscillator 210 starts to oscillate and generates the signals XTAL1 and XTAL2 by coupling the inverter 220 and the crystal oscillator 210 in parallel, wherein the signal XTAL2 is an inverted signal of the signal XTAL1. As shown in FIG. 2, the PLL circuit 230 is coupled between the crystal oscillator 210 and the USB 2.0 controller 260, and the SSCG 240 is coupled between the crystal oscillator 210 and the USB 3.0 controller 250, wherein the PLL circuit 230 and the SSCG 240 are coupled to two terminals of the crystal oscillator 210, respectively. The PLL circuit 230 receives the signal XTAL1 and provides a clock signal CLK1 to the USB controller 260 according to the signal XTAL1. The PLL circuit 230 is a circuit which uses a feedback scheme to synchronize the clock signal CLK1 and the signal XTAL1. In the embodiment, frequency of the clock signal CLK1 is larger than that of the signal XTAL1. In addition, the frequency of the clock signal CLK1 is determined according to an actual operating frequency of the USB 2.0 controller 260. Next, the USB 2.0 controller 260 may receive and transmit a pair of differential signals D+/D− that conform to the USB 2.0 standard via the connector 270. In order to simplify the description, the ground and power wires of the connector 270 are not described further.

In FIG. 2, the SSCG 240 receives the signal XTAL2 and provides the clock signal CLK2 to the USB 3.0 controller 250 according to the signal XTAL2, wherein the signal XTAL2 is a spread spectrum clock signal. The SSCG 240 adds jitter to the clock signal CLK2 according to the signal XTAL2, such that the clock signal CLK2 has a variable frequency. Thus, EMI energy is broken up by specific frequencies, and then the degree of interference thereby is decreased. In the embodiment, the frequency of the clock signal CLK2 is larger than that of the signal XTAL2. In addition, the frequency of the clock signal CLK2 is determined according to the actual operating frequency of the USB 3.0 controller 250. Next, the USB 3.0 controller 250 may receive and transmit the differential signals that conform to a SuperSpeed standard via the connector 270, wherein the SuperSpeed differential signals include a pair of transmitter differential signals SSTX+/SSTX− and a pair of receiver differential signals SSRX+/SSRX−.

In FIG. 2, the USB module 2.0 controller 260 performs non-SuperSpeed data transfer (e.g. the pair of differential signals D+/D−) according to the clock signal CLK1, and the USB module 3.0 controller 250 performs SuperSpeed data transfer (e.g. the pair of differential signals SSTX+/SSTX− and the pair of differential signals SSRX+/SSRX−) according to the clock signal CLK2. Therefore, the frequency of the clock signal CLK2 is larger than the frequency of the clock signal CLK1.

In FIG. 2, the USB module 200 may be implemented in a host or a device that supports the USB 3.0 standard. For example, when the USB module 200 is implemented in the bridge chip 130 of FIG. 1 (i.e. the host), the connector 270 may be a USB 3.0 receptacle, such as a receptacle that conform to a Standard-A, a Standard-B, a Micro-AB or a Micro-B standard. On the contrary, when the USB module 200 is implemented in the device (e.g. a pen drive or a MP3 player), the connector 270 may be a USB 3.0 plug, such as a plug that conform to a Standard-A, a Standard-B, a Micro-AB or a Micro-B standard.

According to the embodiment of FIG. 2, by using the signals XTAL1 and XTAL2 at the two terminals of the crystal oscillator 210, a clock signal CLK1 with a constant frequency and a clock signal CLK2 with a variable frequency are generated through the PLL circuit 230 and the SSCG 240, respectively.

While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements. 

What is claimed is:
 1. A bridge device providing data transfer between a PCIE standard and a USB standard, comprising: a clock generator, comprising: a crystal oscillator, having a first terminal and a second terminal; an inverter coupled to the crystal oscillator in parallel, generating a first signal and a second signal at the first and second terminals of the crystal oscillator, respectively; a first circuit coupled to the first terminal of the crystal oscillator, generating a first clock signal with a constant frequency according to the first signal; and a second circuit coupled to the second terminal of the crystal oscillator, generating a second clock signal with a variable frequency according to the second signal; a PCIE module coupled to the clock generator; and a USB module coupled to the PCIE module, and performing data transfer complying with the USB standard according to the first clock signal and the second clock signal, wherein the crystal oscillator is directly connected to the first circuit by the first terminal, and the crystal oscillator is directly connected to the second circuit by the second terminal.
 2. The bridge device as claimed in claim 1, wherein the first circuit is a phase locked loop circuit and the second circuit is a spread spectrum clock generator.
 3. The bridge device as claimed in claim 1, wherein the second circuit provides the second clock signal to the USB module for performing SuperSpeed data transfer.
 4. The bridge device as claimed in claim 3, wherein the USB module further comprises a USB 3.0 controller to perform the SuperSpeed data transfer.
 5. The bridge device as claimed in claim 1, wherein the first circuit provides the first clock signal to the USB module for performing non-SuperSpeed data transfer.
 6. The bridge device as claimed in claim 5, wherein the USB module further comprises a USB 2.0 controller to perform the non-SuperSpeed data transfer.
 7. The bridge device as claimed in claim 1, wherein the second signal is an inverted signal of the first signal.
 8. The bridge device as claimed in claim 7, wherein frequency of the first clock signal is larger than frequency of the first signal, and frequency of the second clock signal is larger than the frequency of the first clock signal.
 9. The bridge device as claimed in claim 1, wherein the second clock signal is used as a reference clock of the PCIE module. 